0 w
> x G >F >F >F ?? Top Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values Descript SMDround n ] c con-subd b a S F09H * )d 1 * ؔd 2 * d 3 * (k d 4 * P d 5 * D_1 6 * l1 7 * 5 1 8 * 1 9 ( ~@ ( & ~@ " X~ D~ " X~ y" ) ~ = x" Ģ) 4i) " Ģ) Ģ " Ģ) Ģ$ " Ģ Ģ " Ģ Ģh " <] h <] " <] <] " <] <] ) " <] ) <] $ " Ģ " 4i " 4i 4i " 4i *n " *nvB ) z" 4i) ) " ) ڕ) " *nvB *n " ڕ) ڕ " ڕ) &j ) " ڕ &j " &j ) &j " &j ) t ) " t ) ̖ ) " <] " 4i ̖ " ̖ " ̖ ̖ " ֑ vB ֑ " ֑ ̖ " y ) ֑ vB {% ~@ ~@ % * .h .h % + .h .h % *& .h .h % +& .h .h " ĢȜ " ĢȜĢ$ " x " xҗ " җ) " t җt ) " t җ " dI " dI <] җ " <] җ<] $ % & ~@ ~@ 1 "( >NAME 1 9! "( >VALUE1 X( 1 1 ( 5 1 ( 9 1 X ( 6 " 3 Z
" 3ؔZؔ
" 3)Z)
" 3D_6 D_B^ " 3l6 lB^ " 35 6 5 B^ " 3(k Z(k
" 3 6 B^ " 3P ZP
& ڕ &j ) " ̖ ) <] ) & Ģ <] h " Ģh bh " 6 " h 6 {" . h <] h " = 6 = " = 6 NV h z" . h bh " D~ ~ " ~ ) ~ & 9 & dOVT $o & & VT L & & % VT tE & H[ { & ܐ VT & p 0 1 dI 8c ( 2,54 1 XbL ( F09 40xx t| S DIL18 * s,k 1 * X,k 2 * p ,k 7 * ) ,k 8 1 7( >NAME * 9,k 3 * Ȝ,k 4 * 8c ,k 6 * ,k 5 1 2( >VALUE* ,k 9 * Ԕ 10 * ) Ԕ 11 * p Ԕ 12 * 8c Ԕ 13 * Ԕ 14 * ȜԔ 15 * 9Ԕ 16 * XԔ 17 * sԔ 18 " | r Ar " A| " | r | " Ar A' " AAP " A' AP | 1S < IS @S * Ȝd C * 8c d E * d B 1 ȜtE ( >NAME 1 ȜhM( >VALUE" *Q { " dB^ {" 3`, nn{ " 3 {0" 3(nn{ " * {0" n(n{ " 3B^ B^ {0" 3h n6 n{ " 6 n`, n{ " Q ^ {0 diode x oS fS * ,k C * Ԕ A " 1 d1 " d 1 1 " 1 1 1 " 1 dd 1 ĞzB ( >NAME " d1 d " 1 $m " 1 1 d " ܒ d " d dd " ddȜd 1 Ȝ( >VALUE , rcl } ~S 0204/7* ,k 1 * Ԕ 2 1 Ȝ2 Y0 >NAME 1 &Y0 >VALUE" 3Ԕ r " 3,k " Ȝ ' y" ȜNAME 1 VT Ȝ( >VALUE" n < " <
> " І І PS " ` І > " | , І " І І PS > " І PS І q?H S$2 > " 0 | t; | " | \K 0 | > > " | TO 0 " t; | 0 qP S$1 > > " | hC " | hC Oj& S$7 > > " T (] " | T " T T D[ > " | | " (] | " (] T D[ G& S$10 > " 0 hC " hC > " PS " PS 0 Gj S$11 > " H PS | > " | (] | " (] | H PS y S$6 " u hC 0 0 > " u hC " " H < " H t; H < " m H t; " l m m " t; l m " p " t; > " T Ԕ І > " l Ԕ p " Ԕ l Ԕ " Ԕ T Ԕ > " 4U > " І 0 " u hC 0 H S$5 >
" # І " $ # " u " u $ " ` t; " 3 t; ` t; " 3 t; " | > " І | [ $ S$4 " Ԕ 8c " 8c 8c " Ԕ 8c e$ S$8 " m " m " SUB-D Dual In Line Package transistor-pnp TO92-EBC TO-92
grid 5.08 mm ZDIO-7.5 Z DIODE RESISTOR
type 0204, grid 7.5 mm ELECTROLYTIC CAPACITOR
grid 5.05 mm, diameter 4 mm B default EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name. (1*16) xV4 ' < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : IO"% default !Ce ͫ% !Ce ͫ,h< % !Ce ͫm% !Ce ͫ.}% !Ce ͫ% !Ce ͫ0-% !Ce ͫ!q% !Ce ͫ